Abstract-In this paper an 18.2 GHz differential low noise amplifier (LNA) is proposed for use in on chip ultra wide band transceiver. We used TSMC 0.35 gm process MOSFET model parameters and the simulations are carried out using Cadence Spectre simulator. The single stage differential LNA shows 22.06 dB voltage gain at 18.2 GHz with a operating frequency band of 7.87 GHz. It achieves 0.4162 dB noise figure, Sll = -16.701 dB, S12 = -6.46916 dB, S21 = 3.61662 dB, S22 = -7.7075 dB. Its 1 dB compression point is -14.599 dBm and input referred IP3 is -10.9778 dBm. The circuit operates at +1 V and -1 V supply voltage and consumes 0.50 mW power.
I. INTRODUCTION
In to-days advanced CMOS process, not the device delay but the delay due to the interconnected parasitic hurts the circuits and system performance [1] [2] . The speed limitations of conventional interconnect metal lines have led to the concept of onchip wireless interconnections using integrated antenna on Si [3] [4] [5] . For high data transmission rates and multiple access capabilities of the wireless interconnect system, wideband characteristics of an integrated transmitter and receiver are required. To achieve these characteristics a time hopping ultra wide band (UWB) system has been proposed recently [6] . As the first block in a UWB receiver, it is required that the Low Noise Amplifier (LNA) should have sufficient gain, low noise figure, high linearity and good input output matching. A high gain and low noise figure is required to suppress noise from the received signal as much as possible providing high gain to the succeeding stage such as a mixer. A high linearity is required when the transmitter and receiver are close enough in order to accommodate the strong signal. As this LNA is designed to be used in on chip UWB transceiver it should also consume low power. Since on-chip integrated antenna will feed the LNA directly it should have high operating frequency in order to reduce the antenna size. If the size of the dipole antenna is limited to 2 mm in length, the operating frequency of the LNA should be 18 GHz [4] . Again the gain characteristics of the antenna [4} and its use in a UWB system [6] require that the LNA should have ultra wide bandwidth. CMOS LNA for use in GPS application and operating at 1.3 GHz and 1.5 GHz input frequencies have been reported in [7] and [8] , respectively. CMOS LNA operating at 5 GHz range has been reported in [9] - [10] . A LNA operating at 26-42 GHz has been reported in [11] but it is built on SOI-CMOS process. UWB LNAs have been reported at 3-5 GHz bandwidth [12] and 3.1-10.6 GHz bandwidth [13] . However, to the best of our knowledge, LNA operating near 18 GHz on CMOS process have not been reported yet.
This paper describes an 18.2 GHz fully differential low noise amplifier whose operating frequency bandwidth is almost 7.873 GHz. Differential architecture is chosen as a differential pair has the advantage of common mode noise rejection and is less sensitive to substrate and power supply noise. The differential pair can also be directly connected with the on-chip dipole antenna. In addition the use of Gilbert mixers and image rejection schemes require to be fed from a differential source. This LNA operates with supply voltage of +1 V and -1 V and consumes only 0.50 mW power.
II. LNA CIRCUIT DESCRIPTION The proposed LNA uses an inductively degenerated input stage. This topology allows to achieve minimum noise figure, matched input impedance and maximum transconductance gain for given current consumption. Fig. 1 shows the schematic of the LNA. MI and M2 constitute the core of the differential pair and they are responsible for shifting the center frequency by changing their aspect ratios. Decreasing the aspect ratios shifts the center frequency to a higher l ld2 
frequency value. M3 and M4 are the cascade transistors that act as load. Addition of M3 and M4 improves isolation as well as the circuit stability. Inductors Ldl and Ld2 are load inductors. They form a resonance tank circuit with the parasitic capacitances at the drain of M3 and M4. Inductors Lsl and Ls2 are degeneration inductors and they improve the linearity of the circuit. These inductors also introduce a real part to the input impedance matching network. Inductors Lgl, Lg2 and capacitors Cgl, Cg2 constitute a matching network for the LNA. These inductors are chosen so that they resonate with the Cgs capacitors of the MI and M2 transistors such that they can cancel out the reactive term from (1) A. Voltage Gain We have obtained a peak voltage gain of 22.0649 dB at 18.197 GHz from the XF response analysis in SP analysis and the gain fall to -3 dB of the peak at two different frequencies. At 13.8038 GHz it shows 19.0712 dB and at 21.677 GHz it shows 19.0034 dB giving the operating frequency range of (21.677-13.8038) GHz = 7.8732 GHz. Hence the amplifier has a bandwidth of almost 7.87 GHz. The simulated voltage gain curve of the amplifier from 1 GHz to 40 GHz is shown in Fig. 2 . As the bandwidth is greater than 500 MHz, we can perfectly treat the circuit is working as an UWB circuit.
B. Input and Output Matching
For maximum power transfer, the input of the wideband LNA should provide an impedance of 50 Q over the frequency band of interest. Again as this LNA will succeed by a mixer, its output impedance also should be 50 Q to match with the input impedance of the mixer. In LNA design there is a tradeoff between the best-input match and the lowest noise figure. The best optimum result that this circuit predicts for the input reflection coefficient, SI, and output reflection coefficient, S22 are shown in Fig. 3 and Fig. 4 respectively. At 18.2 GHz the reflection co-efficient values are SI1 =-16.701 dB and S22 =-7.7075 dB. 
C Noise Figure
Two dominant noise sources are the drain noise and the thermal noise from the on-chip inductor at the gate. Increasing the width of the transistor reduces the drain noise because of increased gm. In fixed power consumption approach [14] , to optimize noise figure the optimum quality factor is given by:
QL,opt =-ICv1 + + 3 + 5 (2) With this optimum QL, Fmin is given as:
COT where the value of 1.62 is valid for long-channel devices. The simulation result for noise figure is shown in Fig. 5 . The noise figure NF is 416.179m in dB scale at 18.2 GHz and the in the operating bandwidth the noise figure is less than 4 dB.
D. Stability Consideration
The frequency dependent stability factor, Kf is greater than 1.0 from 11 GHz to 35 GHz as shown in Fig. 6 . Since our desired frequency band is from 13.8 GHz to 21.7 GHz therefore the circuit cannot fall into oscillation.
E. Linearity
The role of the LNA in the communication system is not only amplifying the weak RF signal without adding much noise but also maintaining linear operation when receiving weak signal in presence of strong interference. For narrow-bandwidth LNA, IIP3 is usually used as a measure of the system's linearity as because IIP3 indicates the interferences between the fundamental frequency and its harmonic frequency. But in a UWB system, which uses a very large bandwidth, there is no specified fundamental frequency. Therefore in the UWB system, the lowest 1-dB compression point over the frequency range of interest is the highest limit of the dynamic range of the LNA. Simulation curves for 1 -dB compression point and IIP3 are shown in Fig.  7 and Fig. 8 
